

WHAT IS CLAIMED IS:

- 1 1. A single-chip integrated circuit for controlling an optoelectronic transceiver having a  
2 laser transmitter and a photodiode receiver, comprising:  
3 memory, including one or more memory arrays for storing information related to the  
4 transceiver;  
5 analog to digital conversion circuitry for receiving a plurality of analog signals from  
6 the laser transmitter and photodiode receiver, converting the received analog signals into  
7 digital values, and storing the digital values in predefined locations within the memory;  
8 control circuitry configured to generate control signals to control operation of the laser  
9 transmitter in accordance with one or more values stored in the memory;  
10 an interface for reading from and writing to locations within the memory; and  
11 comparison logic for comparing the digital values with limit values, generating flag  
12 values based on the limit values, and storing the flag values in predefined locations within the  
13 memory.
- 1 2. The single-chip integrated circuit of claim 1, further including:  
2 a cumulative clock for generating a time value corresponding to cumulative operation  
3 time of the transceiver, wherein the generated time value is readable via the interface.
- 1 3. The single-chip integrated circuit of claim 1, further including:  
2 a cumulative clock for generating and storing in a register a time value corresponding  
3 to cumulative operation time of the transceiver, wherein the register in which the time value  
4 is stored comprises one of the memory arrays of the memory.
- 5 4. The single-chip integrated circuit of claim 1, further including:  
6 a power supply voltage sensor coupled to the analog to digital conversion circuitry,  
7 the power supply voltage sensor generating a power level signal corresponding to a power  
8 supply voltage level of the transceiver, wherein the analog to digital conversion circuitry is  
9 configured to convert the power level signal into a digital power level value and to store the  
10 digital power level value in a predefined power level location within the memory.

1 5. The single-chip integrated circuit of claim 4, further including:

2 a temperature sensor coupled to the analog to digital conversion circuitry, the  
3 temperature sensor generating a temperature signal corresponding to a temperature of the  
4 transceiver, wherein the analog to digital conversion circuitry is configured to convert the  
5 temperature signal into a digital temperature value and to store the digital temperature value  
6 in a predefined temperature location within the memory.

1 6. The single-chip integrated circuit of claim 5, wherein

2 the comparison logic includes logic for comparing the digital power level value with a  
3 power level limit value, generating a power level flag value based on the comparison of the  
4 digital power level signal with the power level limit value, and storing the power level flag  
5 value in a predefined power level flag location within the memory; and

6 the comparison logic includes logic for comparing the digital temperature value with a  
7 temperature limit value, generating a temperature flag value based on the comparison of the  
8 digital temperature signal with the temperature limit value, and storing the temperature flag  
9 value in a predefined temperature flag location within the memory.

1 7. The single-chip integrated circuit of claim 4, wherein

2 the comparison logic includes logic for comparing the digital power level value with a  
3 power level limit value, generating a power level flag value based on the comparison of the  
4 digital power level signal with the power level limit value, and storing the power level flag  
5 value in a predefined power level flag location within the memory.

1 8. The single-chip integrated circuit of claim 1, further including:

2 a temperature sensor coupled to the analog to digital conversion circuitry, the  
3 temperature sensor generating a temperature signal corresponding to a temperature of the  
4 transceiver, wherein the analog to digital conversion circuitry is configured to convert the  
5 temperature signal into a digital temperature value and to store the digital temperature value  
6 in a predefined temperature location within the memory.

1 9. The single-chip integrated circuit of claim 8, wherein

2 the comparison logic includes logic for comparing the digital temperature value with a  
3 temperature limit value, generating a temperature flag value based on the comparison of the  
4 digital temperature signal with the temperature limit value, and storing the temperature flag  
5 value in a predefined temperature flag location within the memory.

1 10. The single-chip integrated circuit of claim 1, further including  
2 fault handling logic, coupled to the transceiver for receiving at least one fault signal  
3 from the transceiver, coupled to the memory to receive at least one flag value stored in the  
4 memory, and coupled to a host interface to transmit a computed fault signal, the fault  
5 handling logic including computational logic for logically combining the at least one fault  
6 signal received from the transceiver and the at least one flag value received from the memory  
7 to generate the computed fault signal.

1 11. The single-chip integrated circuit of claim 1, further including  
2 control adjustment circuitry for adjusting a first control signal of the control signals  
3 generated by the control circuitry in accordance with an adjustment value stored in the  
4 memory.

1 12. The single-chip integrated circuit of claim 1, wherein the control circuitry generates  
2 the first control signal in accordance with a temperature.

1 13. The single-chip integrated circuit of claim 1, wherein the plurality of analog signals  
2 includes two analog signals selected from the set consisting of laser bias current, laser output  
3 power, and received power.

1 14. A single-chip integrated circuit for controlling an optoelectronic device, comprising:  
2 memory, including one or more memory arrays for storing information related to the  
3 optoelectronic device;  
4 analog to digital conversion circuitry for receiving a plurality of analog signals from  
5 the optoelectronic device, the analog signals corresponding to operating conditions of the  
6 optoelectronic device, converting the received analog signals into digital values, and storing  
7 the digital values in predefined locations within the memory; and

8 a memory interface for reading from and writing to locations within the memory in  
9 accordance with commands received from a host device.

1 15. The single-chip integrated circuit of claim 14, further including:  
2 a cumulative clock for generating a time value corresponding to cumulative operation  
3 time of the optoelectronic device, wherein the generated time value is readable via the  
4 memory interface.

1 16. The single-chip integrated circuit of claim 14, further including:  
2 a cumulative clock for generating and storing in a register a time value corresponding  
3 to cumulative operation time of the optoelectronic device, wherein the register in which the  
4 time value is stored comprises one of the memory arrays of the memory.

1 17. The single-chip integrated circuit of claim 14, further including:  
2 a power supply voltage sensor coupled to the analog to digital conversion circuitry,  
3 the power supply voltage sensor generating a power level signal corresponding to a power  
4 supply voltage level of the optoelectronic device, wherein the analog to digital conversion  
5 circuitry is configured to convert the power level signal into a digital power level value and to  
6 store the digital power level value in a predefined power level location within the memory.

1 18. The single-chip integrated circuit of claim 17, further including:  
2 comparison logic for comparing the digital power level value with a power level limit  
3 value, generating a power level flag value based on the comparison of the digital power level  
4 signal with the power level limit value, and storing the power level flag value in a predefined  
5 power level flag location within the memory.

1 19. The single-chip integrated circuit of claim 18, further including  
2 a temperature sensor coupled to the analog to digital conversion circuitry, the  
3 temperature sensor generating a temperature signal corresponding to a temperature of the  
4 optoelectronic device, wherein the analog to digital conversion circuitry is configured to  
5 convert the temperature signal into a digital temperature value and to store the digital  
6 temperature value in a predefined temperature location within the memory.

1 20. The single-chip integrated circuit of claim 19, wherein  
2 the comparison logic includes logic for comparing the digital temperature value with a  
3 temperature limit value, generating a temperature flag value based on the comparison of the  
4 digital temperature signal with the temperature limit value, and storing the temperature flag  
5 value in a predefined temperature flag location within the memory.

1 21. The single-chip integrated circuit of claim 14, further including  
2 a temperature sensor coupled to the analog to digital conversion circuitry, the  
3 temperature sensor generating a temperature signal corresponding to a temperature of the  
4 optoelectronic device, wherein the analog to digital conversion circuitry is configured to  
5 convert the temperature signal into a digital temperature value and to store the digital  
6 temperature value in a predefined temperature location within the memory.

1 22. The single-chip integrated circuit of claim 21, further including  
2 comparison logic for comparing the digital temperature value with a temperature limit  
3 value, generating a temperature flag value based on the comparison of the digital temperature  
4 signal with the temperature limit value, and storing the temperature flag value in a predefined  
5 temperature flag location within the memory.

1 23. The single-chip integrated circuit of claim 14, further including  
2 fault handling logic, coupled to the optoelectronic device for receiving at least one  
3 fault signal from the optoelectronic device, coupled to the memory to receive at least one flag  
4 value stored in the memory, and coupled to a host interface to transmit a computed fault  
5 signal, the fault handling logic including computational logic for logically combining the at  
6 least one fault signal received from the optoelectronic device and the at least one flag value  
7 received from the memory to generate the computed fault signal.

1 24. The single-chip integrated circuit of claim 14, wherein the plurality of analog signals  
2 includes two analog signals selected from the set consisting of laser bias current, laser output  
3 power, and received power.

1 25. A single-chip integrated circuit for controlling an optoelectronic transceiver having a  
2 laser transmitter and a photodiode receiver, comprising:

3 analog to digital conversion circuitry for receiving a plurality of analog signals from  
4 the laser transmitter and photodiode receiver, converting the received analog signals into  
5 digital values, and storing the digital values in predefined memory mapped locations within  
6 the integrated circuit;

7 comparison logic for comparing the digital values with limit values, generating flag  
8 values based on the limit values, and storing the flag values in predefined memory mapped  
9 locations within the integrated circuit;

10 control circuitry configured to generate control signals to control operation of the laser  
11 transmitter in accordance with one or more values stored in the integrated circuit; and

12 a memory mapped interface for reading from and writing to locations within the  
13 integrated circuit and for accessing memory mapped locations within the integrated circuit for  
14 controlling operation of the control circuitry.

1 26. A method of controlling an optoelectronic transceiver having a laser transmitter and a  
2 photodiode receiver, comprising:

3 in accordance with instructions received from a host device, reading from and writing  
4 to locations within a memory; and

5 receiving a plurality of analog signals from the laser transmitter and photodiode  
6 receiver, converting the received analog signals into digital values, and storing the digital  
7 values in predefined locations within the memory;

8 comparing the digital values with limit values, generating flag values based on the  
9 limit values, and storing the flag values in predefined locations within the memory;

10 generating control signals to control operation of the laser transmitter in accordance  
11 with one or more values stored in the memory.

1 27. The method of claim 26, further including:

2 generating a time value corresponding to cumulative operation time of the transceiver,  
3 wherein the generated time value is readable by the host device via the memory interface.

1 28. The method of claim 26, further including:

2 generating and storing in a register a time value corresponding to cumulative  
3 operation time of the transceiver, wherein the register in which the time value is accessed by  
4 the reading step as a location in the memory.

1 29. The method of claim 26, further including:

2 converting an analog power supply voltage level signal, corresponding to a voltage  
3 level of the transceiver, into a digital power level value and storing the digital power level  
4 value in a predefined power level location within the memory.

1 30. The method of claim 29, further including:

2 generating a temperature signal corresponding to a temperature of the transceiver,  
3 converting the temperature signal into a digital temperature value and storing the digital  
4 temperature value in a predefined temperature location within the memory.

1 31. The method of claim 30, including

2 comparing the digital power level value with a power level limit value, generating a  
3 power level flag value based on the comparison of the digital power level signal with the  
4 power level limit value, and storing the power level flag value in a predefined power level  
5 flag location within the memory; and

6 comparing the digital temperature value with a temperature limit value, generating a  
7 temperature flag value based on the comparison of the digital temperature signal with the  
8 temperature limit value, and storing the temperature flag value in a predefined temperature  
9 flag location within the memory.

1 32. The method integrated circuit of claim 29, including

2 comparing the digital power level value with a power level limit value, generating a  
3 power level flag value based on the comparison of the digital power level signal with the  
4 power level limit value, and storing the power level flag value in a predefined power level  
5 flag location within the memory.

1 33. The method of claim 26, further including:

2 generating a temperature signal corresponding to a temperature of the transceiver,  
3 converting the temperature signal into a digital temperature value and storing the digital  
4 temperature value in a predefined temperature location within the memory.

1 34. The method of claim 33, including:

2 comparing the digital temperature value with a temperature limit value, generating a  
3 temperature flag value based on the comparison of the digital temperature signal with the  
4 temperature limit value, and storing the temperature flag value in a predefined temperature  
5 flag location within the memory.

1 35. The method of 26, further including

2 receiving at least one fault signal from the transceiver, receiving at least one flag value  
3 stored in the memory, logically combining the at least one fault signal received from the  
4 transceiver and the at least one flag value received from the memory to generate a computed  
5 fault signal, and transmitting the computed fault signal to the host device.

1 36. The method of claim 26, further including

2 adjusting a first control signal of the control signals in accordance with an adjustment  
3 value stored in the memory.

1 37. The method of claim 26, wherein the method is performed by a single-chip controller  
2 integrated circuit.

1 38. The method of claim 26, wherein the plurality of analog signals includes two analog  
2 signals selected from the set consisting of laser bias current, laser output power, and received  
3 power.

1 39. A method of controlling an optoelectronic device, comprising:

2 in accordance with instructions received from a host device, reading from and writing  
3 to locations within a memory; and



4 receiving a plurality of analog signals from the optoelectronic device, the analog  
5 signals corresponding to operating conditions of the optoelectronic device, converting the  
6 received analog signals into digital values, and storing the digital values in predefined  
7 locations within the memory;

8 wherein the method is performed by a single-chip controller integrated circuit.

1 40. The method of claim 39, further including:

2 generating a time value corresponding to cumulative operation time of the transceiver,  
3 wherein the generated time value is readable by the host device via the memory interface.

1 41. The method of claim 39, further including:

2 generating and storing in a register a time value corresponding to cumulative  
3 operation time of the transceiver, wherein the register in which the time value is accessed by  
4 the reading step as a location in the memory.

1 42. The method of claim 39, further including:

2 generating a power level signal corresponding to a power supply voltage level of the  
3 optoelectronic device, converting the power level signal into a digital power level value and  
4 storing the digital power level value in a predefined power level location within the memory.

1 43. The method of claim 39, further including:

2 comparing the digital power level value with a power level limit value, generating a  
3 power level flag value based on the comparison of the digital power level signal with the  
4 power level limit value, and storing the power level flag value in a predefined power level  
5 flag location within the memory.

1 44. The method of claim 43, further including

2 generating a temperature signal corresponding to a temperature of the optoelectronic  
3 device, converting the temperature signal into a digital temperature value and storing the  
4 digital temperature value in a predefined temperature location within the memory.

1 45. The method of claim 44, wherein

2 comparing the digital temperature value with a temperature limit value, generating a  
3 temperature flag value based on the comparison of the digital temperature signal with the  
4 temperature limit value, and storing the temperature flag value in a predefined temperature  
5 flag location within the memory.

1 46. The method of claim 39, further including  
2 generating a temperature signal corresponding to a temperature of the optoelectronic  
3 device, wherein the analog to digital conversion circuitry is configured to convert the  
4 temperature signal into a digital temperature value and to store the digital temperature value  
5 in a predefined temperature location within the memory.

1 47. The method of claim 46, further including  
2 comparing the digital temperature value with a temperature limit value, generating a  
3 temperature flag value based on the comparison of the digital temperature signal with the  
4 temperature limit value, and storing the temperature flag value in a predefined temperature  
5 flag location within the memory.

1 48. The method of claim 39, further including  
2 receiving at least one fault signal from the optoelectronic device, receiving at least one  
3 flag value stored in the memory, logically combining the at least one fault signal received  
4 from the optoelectronic device and the at least one flag value received from the memory to  
5 generate a computed fault signal, and transmit the computed fault signal to the host device.

1 49. The method of claim 39, wherein the plurality of analog signals includes two analog  
2 signals selected from the set consisting of laser bias current, laser output power, and received  
3 power.

1 50. A method of controlling an optoelectronic transceiver having a laser transmitter and a  
2 photodiode receiver, comprising:  
3 in accordance with instructions received from a host device, reading from and writing  
4 to memory mapped locations within a controller of the optoelectronic transceiver;

5 receiving a plurality of analog signals from the laser transmitter and photodiode  
6 receiver, converting the received analog signals into digital values, and storing the digital  
7 values in predefined memory mapped locations within the controller;  
8 comparing the digital values with limit values, generating flag values based on the  
9 limit values, and storing the flag values in predefined memory mapped locations within the  
10 controller;  
11 generating control signals to control operation of the laser transmitter in accordance  
12 with one or more values stored in the predefined memory mapped locations within the  
13 controller;  
14 analog to digital conversion circuitry for receiving a plurality of analog signals from  
15 the laser transmitter and photodiode receiver, converting the received analog signals into  
16 digital values, and storing the digital values in predefined memory mapped locations within  
17 the controller.

1 51. The method of claim 50, further including:  
2 generating and storing in a register a time value corresponding to cumulative  
3 operation time of the transceiver, wherein the register in which the time value is accessed by  
4 the reading step as a memory mapped within the controller.